



Fig. 1

















×

띪

t₀: WORD LINE LATCHED, ACTIVE PULLDOWN TO 0

t₁: BIT LINE CLAMP RELEASED - SENSE AMP ON

t₂: BIT LINE DECISION - DATA LATCHED

t₃: WORD LINE RETURNED TO QUIESCENT V_s/2


t₄: WRITE DATA LATCHED ON BIT LINES

t₅: WORD LINE PULLED TO V_s - SET/RESET CAPS

t₆: WORD LINE RETURNED TO QUIESCENT V_s/2


t₆: WORD LINE RETURNED TO QUIESCENT V_s/2







₹


띪



























EXAMPLE OF READ AND WRITE PROTOCOL INVOLVING A PRE-READ REFERENCE CYCLE




Fig. 14



